

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 1 355 352 A2

(12)

EUROPEAN PATENT APPLICATION

- (43) Date of publication: 22.10.2003 Bulletin 2003/43
- (51) Int Cl.7: **H01L 25/065**, H01L 25/10, H01L 23/498
- (21) Application number: 03006051.1
- (22) Date of filing: 19.03.2003
- (84) Designated Contracting States:

 AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
 HU IE IT LI LU MC NL PT RO SE SI SK TR

 Designated Extension States:

 AL LT LV MK
- (30) Priority: 19.04.2002 JP 2002117534
- (71) Applicant: FUJITSU LIMITED

 Kawasaki-shi, Kanagawa 211-8588 (JP)
- (72) Inventors:
 - Nishimura, Takao, c/o Fujitsu Limited
 Kawasaki-shi, Kanagawa 211-8588 (JP)


- Uno, Tadashi, c/o Fujitsu Limited
 Kawasaki-shi, Kanagawa 211-8588 (JP)
- Onodera, Hiroshi, Fujitsu Miyagi Electronics Itd.
 Shibata-gun, Miyagi 989-1304 (JP)
- Takashima, Akira, c/o Fujitsu Limited Kawasaki-shi, Kanagawa 211-8588 (JP)
- (74) Representative: Seeger, Wolfgang. Dipl.-Phys.
 Georg-Hager-Strasse 40
 81369 München (DE)

(54) Stacked semiconductor device and method of manufacturing thereof

(57) A stacked-type semiconductor device has a reduced overall height and an improved reliability in the mechanical strength of the stacked structure. The semiconductor device also has an improved heat release characteristic. A first interposer has a surface on which first electrode pads are formed and a first semiconductor element is mounted with a circuit forming surface facing the first interposer. A second interposer has a surface on which second electrode pads are formed and a sec-

ond semiconductor element is mounted with a circuit forming surface facing the second interposer. External connection terminals are provided on a surface of the second interposer opposite to the surface on which the second semiconductor element is mounted. The first and second interposers are electrically connected to each other by conductive members provided therebetween. A back surface of the first semiconductor element and a back surface of the second semiconductor element are fixed to each other by an adhesive.

FIG.3



BACKGROUND OF THE INVENTION

1. Field of the Invention

[0001] The present invention generally relates to semiconductor devices and, more particularly, to a semiconductor device having a three-dimensional structure in which a plurality of semiconductor devices and semiconductor elements are stacked, and a manufacturing method of such a semiconductor device.

[0002] With the development of electric equipments in recent years, a demand for miniaturization in dimensions and thickness, multifunction, high-performance and high-density in the semiconductor devices has been increasing. In order to cope with such a demand, the structure of the semiconductor devices has been shifting to a three-dimensional structure in which a plurality of semiconductor devices or a plurality of semiconductor elements are stacked.

2. Description of the Related Art

[0003] Japanese Laid-Open Patent Application No. 2001-223297 discloses an example of a semiconductor device, which has a three-dimensional structure formed by stacking a plurality of semiconductor devices. FIG. 1 is a cross-sectional view of the semiconductor device disclosed in the above-mentioned patent document.

[0004] In FIG. 1, semiconductor chips 3 are mounted on both sides of each of interposers 1, and are encapsulated by a seal resin 2, respectively. The two interposers 1 are stacked with the seal resin 2, which encapsulates the semiconductor chip 3, interposed therebetween. The interposers 1 are connected to each other by bonding solder balls 7 to ball pads 5 which are exposed in through holes 6 formed in a solder resist 4. That is, the upper and lower interposers 1 are electrically connected to each other by the solder balls 7, and are also connect mechanically to each other.

[0005] In the semiconductor device shown in FIG. 1, since each semiconductor chip mounted on the stacked interposers is encapsulated by the seal resin, it is necessary to provide a distance between two interposers, which distance is greater than the thickness of the seal resin layer interposed between two interposers. Therefore, if the distance between the interposers can be reduced, the overall height of the semiconductor device can also be reduced.

[0006] Additionally, since the interposers are connected and fixed to each other by the solder balls provided in the peripheral portion of the interposers, if a warp occurs in the interposers in a stacking process of an assembling process of the semiconductor package, a defect may occur in the connecting part between the interposers. Moreover, when mounting the complete semiconductor package onto a substrate, a defect may occur

in the connecting part between the interposers due to a thermal deformation of the interposers and remelting of the solder balls.

[0007] Furthermore, since the complete semiconductor package is mechanically connected by a small area with only the solder balls, a stress tends to be concentrated into the connecting part between the interposers, which may deteriorate mechanical reliability of the package.

SUMMARY OF THE INVENTION

[0008] It is a general object of the present invention to provide an improved and useful semiconductor device in which the above-mentioned problems are eliminated

[0009] A more specific object of the present invention is to provide a semiconductor device having a three-dimensional structure in which a plurality of semiconductor devices or a plurality of semiconductor elements are stacked, the semiconductor device having a reduced overall height and an improved reliability in the mechanical strength of the stacked structure.

[0010] Another object of the present invention is to provide a semiconductor device having a three-dimensional structure in which a plurality of semiconductor devices or a plurality of semiconductor elements are stacked, the semiconductor device having an improved heat release characteristic.

30 [0011] In order to achieve the above-mentioned objects, there is provided according to one aspect of the present invention a semiconductor device comprising: a first semiconductor element having a circuit forming surface and a back surface opposite to the circuit forming surface; a first interposer having a surface on which first electrode pads are formed and the first semiconductor element is mounted with the circuit forming surface facing the first interposer; a second semiconductor element having a circuit forming surface and a back surface opposite to the circuit forming surface; a second interposer having a surface on which second electrode pads are formed and the second semiconductor element is mounted with the circuit forming surface facing the second interposer, the second electrode pads for connection with the first interposer; and external connection terminals provided on a surface of the second interposer opposite to the surface on which the second semiconductor element is mounted, wherein the first interposer and the second interposer are electrically connected to each other by conductive members between the first and second electrode pads, and the back surface of the first semiconductor element and the back surface of the second semiconductor element are fixed to each other by an adhesive.

[0012] According to the above-mentioned invention, there is no need to encapsulate the first and second semiconductor elements provided between the first and second interposers. Thus, a distance between the first

and second interposers can be reduced, which results in a reduction in an overall thickness of the semiconductor device. Additionally, since the first and second semiconductor elements are bonded to each other by the adhesive, a mechanical strength of the connection between the interposers is improved, which prevents warp of the interposers. Further, since the first and second semiconductor elements are bonded to each other by the adhesive, a heat generated in the first semiconductor element can be efficiently released outside through the second semiconductor element and the second interposer.

[0013] The semiconductor device according to the present invention may further comprise at least one third semiconductor element which is mounted on a surface of the first interposer opposite to the surface on which the first semiconductor element is mounted. Accordingly, the number of semiconductor elements stacked in the semiconductor device can be increased, which improves a packaging density. Additionally, a plurality of the third semiconductor elements may be mounted and encapsulated on the surface of the first interposer in a stacked and fixed state. Accordingly, semiconductor elements of different kinds or sizes can be efficiently arranged within the semiconductor device. Further, a metal layer for heat release may be provided on a surface of the first interposer opposite to the surface on which the first semiconductor element is mounted. Accordingly, the metal layer serves as a heat spreader, which can efficiently release a heat of the semiconductor elements to outside of the semiconductor device.

[0014] Additionally, there is provided according to another aspect of the present invention a semiconductor device comprising: a first semiconductor element having a circuit forming surface and a back surface opposite to the circuit forming surface; a first interposer having a surface on which first electrode pads are formed and the first semiconductor element is mounted with the circuit forming surface facing the first interposer; a second semiconductor element having a circuit forming surface and a back surface opposite to the circuit forming surface; a second interposer having a surface on which second electrode pads are formed and the second semiconductor element is mounted with the circuit forming surface facing the second interposer, the second electrode pads for connection with the first interposer; and external connection terminals provided on a surface of the second interposer opposite to the surface on which the second semiconductor element is mounted, wherein the first interposer and the second interposer are electrically connected to each other by conductive members between the first and second electrode pads, and the first interposer and the back surface of the second semiconductor element are fixed to each other by an adhesive.

[0015] According to the above-mentioned invention, there is no need to encapsulate the second semiconaductor element provided between the first and second

interposers. Thus, a distance between the first and second interposers can be reduced, which results in a reduction in an overall thickness of the semiconductor device. Additionally, since the second semiconductor element and the first interposer are bonded to each other by the adhesive, a mechanical strength of the connection between the interposers is improved, which prevents warp of the interposers. Further, since the second semiconductor element is bonded to the first interposer by the adhesive, a heat generated in the first semiconductor element can be efficiently released outside through the first interposer, the second semiconductor element and the second interposer.

[0016] The semiconductor device according to the present invention may further comprise at least one third semiconductor element mounted on the surface of the first interposer on which the first semiconductor element is mounted. Accordingly, the number of semiconductor elements stacked in the semiconductor device can be increased, which improves a packaging density. Additionally, the semiconductor device may further comprise at least one third semiconductor element, and it is stacked on the first semiconductor element, and it is first and third semiconductor elements may be encapsulated on the first interposer.

[0017] Additionally, in the semiconductor device according to the present invention, at least one fourth semiconductor element may be mounted or the surface of the second interposer provided with the external connection terminals. A plurality of the fourth semiconductor elements may be provided and encapsulated on the second interposer.

[0018] Further, each of the external connection terminals may be a flat pad, or may have a postruding shape. Each of the external connection terminals may be a lead terminal extending in a direction outward from the second interposer.

[0019] Additionally, the adhesive, which bonds the back surface of the first semiconductor mement and the back surface of the second semiconductor element to each other, may be a thermosetting type resin adhesive. The thermosetting type resin adhesive may contain at least one of silver and copper.

[0020] Further, in the semiconductor device according to the present invention, a reinforcing adhesive may be provided to connecting parts between the conductive materials and the first and second interposers. The reinforcing adhesive may be made of an insulating thermosetting type resin material. The reinforcing adhesive may be in the form of a film having openings corresponding to positions of the conductive members.

[0021] Additionally, there is provided according to another aspect of the present invention a manufacturing method of a semiconductor device comprising a first semiconductor element and a second semiconductor element, comprising the steps of model of the first semiconductor element onto a first interposer in a state in which a circuit forming surface of the first semiconductor

element faces the first interposer; mounting the second semiconductor element onto a second interposer in a state in which a circuit forming surface of the second semiconductor element faces the second interposer; electrically connecting the first interposer and the second interposer to each other by stacking the first and second interposers with the second semiconductor element interposed therebetween and heating conductive members provided between the first and second interposers so as to melt the conductive members; and curing a thermosetting adhesive provided between a back surface of the second semiconductor device and one of a back surface of the first semiconductor element and the first interposer by a heat in the step of electrically connecting.

[0022] Other objects, features and advantages of the present invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0023]

- FIG. 1 is a cross-sectional view of a conventional semiconductor device;
- FIG. 2 is a cross-sectional view of a semiconductor device, according to a first embodiment of the present invention;
- FIG. 3 is a cross-sectional view of a semiconductor device according to a second embodiment of the present invention;
- FIG. 4 is a cross-sectional view of a semiconductor device according to a third embodiment of the present invention:
- FIG. 5 is a cross-sectional view of a semiconductor device according to a fourth embodiment of the present invention:
- FIG. 6 is a cross-sectional view of a semiconductor device according to a fifth embodiment of the present invention;
- FIG. 7 is a cross-sectional view of a semiconductor device according to a sixth embodiment of the present invention;
- FIG. 8 is a cross-sectional view of a semiconductor device according to a seventh embodiment of the present invention;
- FIG. 9 is a cross-sectional view of a semiconductor device according to an eight embodiment of the present invention:
- FIG. 10 is a cross-sectional view of a semiconductor device according to a ninth embodiment of the present invention;
- FIG. 11 is a cross-sectional view of a semiconductor device according to a tenth embodiment of the present invention;
- FIG. 12 is a cross-sectional view of a semiconductor device, which is a variation of the semiconductor

device shown in FIG. 11;

- FIGS. 13A and 13B are illustrations of configurations of an adhesive shown in FIG. 11;
- FIG. 14 is a cross-sectional view of a semiconductor device according to an eleventhem bodiment of the present invention;
- FIG. 15 is a cross-sectional view of a semiconductor device, which is a variation of the semiconductor device shown in FIG. 14; and
- FIG. 16 is a cross-sectional view of a semiconductor device according to a twelfth embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0024] A description will now be girch, with reference to FIG. 2, of a semiconductor device according to a first embodiment of the present invention. FIG. 2 is a cross-sectional view of the semiconductor device according to the first embodiment of the present invention.

[0025] The semiconductor device shown in FIG. 2 has a configuration where an interpose: 1a on which a semiconductor chip 3a is mounted and an interposer 1b on which a semiconductor chip 3b is mounted are stacked. The interposer 1a and the interposer 1b are rearranging substrates, and are formed of a polymide tape substrate, a glass epoxy substrate, as organic substrate (polycarbonate), etc. The interposer 1a and the interposer 1b are electrically connected to each other by solder balls 7, which are conductive members.

[0026] The semiconductor chip 3a is mounted onto the interposer 1a by flip-chip-bonding, which is generally referred to as face-down mounting. That is, the semiconductor chip 3a is electrically connected to electrode pads formed on the undersurface of the interposer 1a through bumps 8 provided on the circuit forming surface of the semiconductor chip 3. The bumps 8 are formed of gold, copper, solder, polymer, etc. The semiconductor chip 3a and the interposer 1a are bunded by an underfill adhesive 9 provided therebetween the as to be fixed to each other. As for the underfill adhesive 9, a resin material such as epoxy, acrylics or polymide is used.

- [0027] Similarly, the semiconductor chip 3b is mounted on the interposer 1b by face-down mounting (flip-chip-bonding). That is, the semiconductor chip 3b is electrically connected to electrode gods formed on the top surface of the interposer 1b through the bumps 8 provided on the circuit forming surface of the semiconductor chip 3b. The semiconductor chip 3b and the interposer 1b are bonded by the under find adhesive 9 provided therebetween, and are fixed and ach other.
- [0028] The interposer 1a and the interposer 1b are stacked with the semiconductor characteristic back surfaces (a surface opposite to the circuit formula surface) of the semiconductor chips 3a and 3b are fine date where they face each other. In the present emborriment, the back

surfaces of the semiconductor chips 3a and 3b which face each other are bonded by an adhesive 12 so that the semiconductor chips 3a and 3b are mechanically fixed to each other. A resin material such as epoxy, acrylics or polyimide is used for the adhesive 12, and, the resin material preferably be a thermosetting type. Additionally, in order to improve thermal conductivity or to improve the electrical property of the semiconductor chips to be bonded, the above-mentioned resin may contain silver or copper.

[0029] Solder balls 7A are provided as external connection terminals on the under surface of the lower interposer 1b, and parts other than the part in which the solder balls 7A are provided are covered by a solder resist 4.

[0030] The solder balls 7, which electrically connect interposer 1a and the interposer 1b, are joined to both ball pads 5a formed on the undersurface of the interposer 1a and ball pads 5b formed on the top surface of the interposer 1b. Therefore, the height of the solder balls 7 is almost equal to a height of a sum of the heights of the semiconductor chip 3a and the semiconductor chip 3b. The ball pads 5a and the ball pad 5b are formed as parts exposed in openings formed in the solder resist 4. [0031] Here, since the circuit forming surface of the semiconductor chip 3a faces the interposer 1a and the under-fill adhesive 9 is filled therebetween, there is no need to encapsulate the semiconductor chip 3a by a seal resin. Similarly, since the circuit forming surface of the semiconductor chip 3b faces the interposer 1b and the under-fill adhesive 9 is filled therebetween, there is no need to encapsulate the semiconductor chip 3b by a seal resin.

[0032] Therefore, there is no need to maintain a height (distance) which is required for the seal resin part between the interposer 1a and the interposer 1b, and only a distance corresponding to a sum of the heights of the semiconductor chips 3a and 3b and the thickness of the adhesive 12. Thereby, the thickness of the semiconductor device according to the present embodiment can be smaller than the thickness of the conventional semiconductor device shown in FIG. 1.

[0033] Additionally, the interposer 1a and the interposer 1b are mechanically and firmly bonded by bonding the semiconductor chip 3a and the semiconductor chip 3b with the adhesive 12 in addition to the connection by the solder balls 7. Therefore, a thermal stress and an external force are prevented from concentrating into the connection parts of the solder balls 7, thereby improving the reliability of the mechanical connection between the interposers.

[0034] Furthermore, by making the adhesive bond 12 as a fast cure type thermosetting resin, the adhesive 12 can be cured by heating during a reflow process to join the solder balls 7 to the interposers 1a and 1b. Since the adhesive 12 is cured before the solder balls 7 melt and solidify again, the interposer 1a and the interposer 1b are fixed to each other when the solder balls 7 are

cured, and, thus, the connecting positions of the solder balls cannot shift. Therefore, an accurate positioning can be achieved, and generation of a stidual stress in the solder balls in the reflow process $\epsilon \Rightarrow$ be prevented. [0035] Moreover, in the present or codiment, since the semiconductor chip 3a is bonded to the semiconductor chip 3b by the thin layer of an idhesive 12, the heat generated within the semicond ofter chip 3a is transmitted also to the lower interpose: 1b through the adhesive bond 12 and the semiconductor chip 3b. The heat of the interposer 1b is efficien ly emitted outside through the solder balls 7A. Therefore recording to the present embodiment, since a number of paths to transmit a heat from the semiconductor chic mounted on the upper interposer 1a to the lower into poser 1b is increased, the heat from the semicondictor chip can be efficiently released outside through the interposer 1b. [0036] It should be noted that alth: the semiconductor chips 3a and 3b are mounted the respective interposers 1a and 1b by flip-chip bor Jag, they may use TAB (tape automated bonding technic le) as a method of carrying out face-down mounting. Mc:eover, although the interposers 1a and 1b are electrically connected by the solder balls 7, the bonding mate. and method are not limited to that disclosed. For examino, instead of the solder balls 7, the connection can be made by copper post electrodes or resin balls having a infaces covered by a conductive material such as Ni/A and the like. [0037] Next, a description will be give to with reference to FIG. 3, of a semiconductor device according to a second embodiment of the present invacion. FIG. 3 is a cross-sectional view of the semicond actor device according to the second embodiment of the present invention. In FIG. 3, parts that are the same as the parts shown in FIG. 2 are given the same reference numerals, and descriptions thereof will be omit'-[0038] The semiconductor device incording to the second embodiment of the present in antion is configured by mounting a plurality of semical ductor chips 3c, 3d and 3e onto the top surface of the . derposer shown in FIG. 2 in a stacked state. [0039] The semiconductor chip 3c is relectrically connected to the top surface of the interpreter 1a through bumps 8. The semiconductor chip 3c. a the interposer 1a are bonded by the under-fill adh - "9. [0040] The semiconductor chip 3a is mounted on the back surface of the semiconductor come 3c in a stacked state, and is bonded to the semicong or chip 3c by a die-bonding adhesive 10. As for the dis-bonding adhesive 10, a resin material such as epo _ acrylics or polyimide can be used. The semiconduct in this 3d is mounted on the semiconductor chip 3c with the circuit forming surface up, and is electrically connects to the electrode pads formed on the top surface of the marposer 1a by Au wires. [0041] The semiconductor chip 3c is smaller than the semiconductor chip 3d, and is arra : ... in a stacked

state in the center portion of the circu-

of the semiconductor chip 3d where no electrode pad is formed. The semiconductor chip 3e is stacked on the semiconductor chip 3d with the circuit forming surface up, and is electrically connected to the electrode pads formed on the top surface of the interposer 1a by Au wires.

[0042] In the above-mentioned structure, the semiconductor chips 3c, 3d and 3e are encapsulated by the seal resin 2 on the top surface of the interposer 1a. As for the seal resin 2, materials such as epoxy, acrylics or polyimide can be used.

[0043] The semiconductor device according to the present embodiment can provide the same effects as the semiconductor device according to the above-mentioned first embodiment. Additionally, a heat from the semiconductor chips 3c, 3d and 3e, which are stacked on the top surface of the interposer 1a, is also transmitted to the lower interposer 1b through the semiconductor chip 3a and the semiconductor chip 3b bonded to the semiconductor chip 3a. Thereby, the heat from the semiconductor chips 3c, 3d and 3e, which are stacked on the top surface of the interposer 1a, can also be efficiently emitted outside through the lower interposer 1b. [0044] It should be noted that, although three semiconductor chips are stacked on the interposer 1a and encapsulated by a seal resin, the present invention is not limited to the number of semiconductor chips and the method of mounting, and a different number of semiconductor chips may be mounted by a different mounting method.

[0045] Next, a description will be given, with reference to FIG. 4, of a semiconductor device according to a third embodiment of the present invention. FIG. 4 is a cross-sectional view of the semiconductor device according to the third embodiment of the present invention. In FIG. 4, parts that are the same as the parts shown in FIG. 2 are given the same reference numerals, and descriptions thereof will be omitted.

[0046] The semiconductor device according to the third embodiment of the present invention has a structure in which the semiconductor chip 3c is mounted on the top surface of the interposer 1a of the semiconductor device shown in FIG. 2. The semiconductor chip 3c is electrically connected to the top surface of the interposer 1a through bumps 8. The semiconductor chip 3c and the interposer 1a are bonded by the under-fill adhesive

[0047] Since the semiconductor chip 3c stacked on the interposer 1a is mounted with the circuit forming surface down and the under-fill adhesive 9 is filled between the circuit forming surface and the interposer 1a, there is no need to encapsulate the semiconductor chip 3c by a seal resin.

[0048] As mentioned above, the semiconductor chip 3b is electrically connected to the top surface of the interposer 1b through the bumps 8. Moreover, the interposers 1a and 1b are electrically connected by the solder balls 7, and the solder balls 7A as external connec-

tion terminals are provided on the undersurface of the interposer 1b. Therefore, the semiconductor chips 3b and 3c are electrically connected to the interposer 1b through the solder balls 7, and are electrically connectable to an external circuit through the solder balls 7A serving as external connection terminals.

[0049] The semiconductor device according to the present embodiment can provide the same effect as the semiconductor device according to the above-mentioned first embodiment. Moreover, a heat from the semiconductor chip 3c, which is stacked on the interposer 1a, can be transmitted to the lower interposer 1b through the semiconductor chip 3a mounted on the undersurface of the interposer 1a and the semiconductor chip 3b bonded to the semiconductor chip 3a. Thereby, the heat from the semiconductor chip 3c, which is mounted on the top surface of the interposer 1a, can be efficiently released outside through the interposer 1b.

[0050] Next, a description will be given, with reference to FIG. 5, of a semiconductor device according to a fourth embodiment of the present in rention. FIG. 5 is a cross-sectional view of the semiconductor device according to the fourth embodiment of the present invention. In FIG. 5, parts that are the same as the parts shown in FIG. 2 are given the same reference numerals, and descriptions thereof will be omitted.

[0051] The semiconductor device according to the fourth embodiment of the present invention has a structure in which a heat spreader 13 is provided on the top surface of the interposer 1a of the semiconductor device shown in FIG. 2. The heat spreader 3 for heat dissipation is formed as a metal layer formed of a material containing Cu, CuW, W, Al, AlC, Ag, etc., and is a member in the form of a sheet or a foil so as to be applied onto the top surface of the interposer 1a. When producing the heat spreader 13, the heat spreader 13 may be formed on the top surface of the interposer by using a wiring material such as a copper foil.

[0052] In the present embodiment, the heat from the semiconductor chip 3a is transmitted to the semiconductor chip 3b and also to the heat spreader 13 through the interposer 1a, and, therefore, the heat from the semiconductor chip 3a can be efficiently released outside through the heat spreader 13. Additionally, when an amount of heat generated in the semiconductor chip 3b is large, the heat from the semiconductor chip 3b is transmitted to the semiconductor chip 3a and the interposer 1a, and, thus, the heat is efficiently emitted outside through the heat spreader 13.

[0053] It should be noted that the configuration, the method of forming and the method of arranging of the heat spreader are not limited to the specific configuration and methods, and appropriate configuration and methods may be used if necessary.

[0054] Next, a description will be given, with reference to FIG. 6, of a semiconductor device according to a fifth embodiment of the present invention. FIG. € is a crosssectional view of the semiconductor device according to

the fifth embodiment of the present invention. In FIG. 6, parts that are the same as the parts shown in FIG. 3 are given the same reference numerals, and descriptions thereof will be omitted.

[0055] The semiconductor device according to the fifth embodiment of the present invention has a basic structure the same as that of the semiconductor device according to the second embodiment shown in FIG. 3, and is further provided with a semiconductor chip 3f. The semiconductor chip 3f is electrically connected to the undersurface of the interposer 1b through the bumps 8. The semiconductor chip 3f and the interposer 1b are bonded by the under-fill adhesive 9.

[0056] In the present embodiment, the solder ball 7A as external connection terminals are arranged in the circumference part of the interposer 1b, and the semiconductor chip 3f is mounted in the center portion of the under surface of the interposer 1b by flip-chip bonding. Therefore, solder balls 7A are formed so that they have a height larger than the height of the semiconductor chip 3f. According to the present embodiment, the number of stacked semiconductor chips can be increased, and, thus, the package density of semiconductor chips can be improved.

[0057] Next, a description will be given, with reference to FIG. 7, of a semiconductor device according to a sixth embodiment of the present invention. FIG. 7 is a cross-sectional view of the semiconductor device according to the sixth embodiment of the present invention. In FIG. 7, parts that are the same as the parts shown in FIG. 6 are given the same reference numerals, and descriptions thereof will be omitted.

[0058] The semiconductor device according to the sixth embodiment of the present invention has the same basic structure as the semiconductor device according to the fifth embodiment shown in FIG. 6, and is further provided with a semiconductor chip 3g. The semiconductor chip 3g is electrically connected to the undersurface of the interposer 1b through the Au wires 11. The semiconductor chip 3g is bonded to the back surface of the semiconductor chip 3f by the die bonding adhesive 10. Additionally, since the semiconductor chip 3g is connected by Au wires, the semiconductor chips 3f and 3g are integrally encapsulated by the seal resin 2 on the undersurface of the interposer 1b.

[0059] In the present embodiment, the solder balls 7A as external connection terminals are arranged in the circumference part of the interposer 1b, and the semiconductor chips 3f and 3g are stacked and mounted on the center portion of the undersurface of the interposer 1b by flip-chip bonding. Therefore, the solder balls 7A are formed so that they have a height larger than the height of the seal resin 2. According to the present embodiment, the number of stacked semiconductor chips can be increased, and a packaging density of semiconductor chips can be improved.

[0060] Next, a description will be given, with reference to FIG. 8, of a semiconductor device according to a sev-

enth embodiment of the present invention. FIG. 8 is a cross-sectional view of the semiconductor device according to the seventh embodiment of the present invention. In FIG. 8, parts that are the same as the parts shown in FIG. 3 are given the same reference numerals, and descriptions thereof will be omitted.

[0061] The semiconductor device according to the seventh embodiment of the present invention has a basic structure the same as the semiconductor device according to the second embodiment sherm in FIG. 3, and is made as a land-grid-array (LGA)—, semiconductor device. That is, although the semiconductor device. That is, although the semiconductor device according to the second embodiment she will in FIG. 3 is a ball-grid-array (BGA)—type—semiconductor device in which the solder balls 7A are provided on the undersurface of the interposer, the solder balls are not provided in the present embodiment and electrode pads 14 are exposed on the undersurface of the interposer 1b so that the electrode pads serve as external connection terminals.

[0062] Next, a description will be cover, with reference to FIG. 9, of a semiconductor device according to an eighth embodiment of the present in a dien. FIG. 9 is a cross-sectional view of the semiconductor device according to the eighth embodiment of the present invention. In FIG. 9, parts that are the same as the parts shown in FIG. 6 are given the same colorence numerals, and descriptions thereof will be omifted.

[0063] The semiconductor device according to the eighth embodiment of the present invention has a basic structure the same as the semiconductor device according to the fifth embodiment shown in Fig. 6, and is configured as a lead-terminal type sen a neuctor device. Namely, although the semiconduct. evice according to the fifth embodiment shown in Eis a semiconductor device of the BGA (ball grid are g) type in which the solder balls 7A are provided on the uncersurface of the interposer so as to serve as or total connection terminals, the semiconductor device according to the present embodiment is not provided with the solder balls 7A, and, instead, leads 15 are provided on the undersurface of the interposer 1b so as a sorve as external connection terminals.

[0064] Next, a description will be given, with reference to FIG. 10, of a semiconductor few membership to a ninth embodiment of the present in perior. FIG. 10 is a cross-sectional view of the semiconductor deen device according to the ninth embodiment of the present invention. In FIG. 10, parts that are the semiciant as the parts shown in FIG. 3 are given the same of the edge numerals, and descriptions thereof will be interest.

[0065] The semiconductor dozing a bounding to the ninth embodiment of the present in a flow has a basic structure the same as the semicond. In povice according to the second embodiment shown of 1G, 3, and is further provided with interposers to did 1d. Semiconductor chips and solder balls are provided between the interposers 1b and 1c and between the interposers 1b.

and 1d in the same arrangement as the structure having the semiconductor chips 3a and 3b provided between the interposers 1a and 1b. The solder balls 7A serving as external connection terminals are provided on the undersurface of the lowermost interposer 1d.

[0066] According to the present embodiment, the number of the stacked semiconductor chips can be increased, and the packaging density of the semiconductor chips can be improved. The number of interposers and the number of semiconductor chips to be stacked are not limited to the illustrated number, and the number of semiconductor chips can be increased by increasing the number of interposers to be stacked.

[0067] Next, a description will be given, with reference to FIG. 11, of a semiconductor device according to a tenth embodiment of the present invention. FIG. 11 is a cross-sectional view of the semiconductor device according to the tenth embodiment of the present invention. In FIG. 11, parts that are the same as the parts shown in FIG. 3 are given the same reference numerals, and descriptions thereof will be omitted.

[0068] The semiconductor device according to the tenth embodiment of the present invention has a basic structure the same as the semiconductor device according to the second embodiment shown in FIG. 3, and the connection parts of the solder balls 7 are reinforced by an adhesive 16. That is, after connecting the interposers 1a and 1b mutually with the solder balls 7, the adhesive 16 is applied around the solder balls 7 and is cured. As the adhesive 16, an insulating resin material such as epoxy, acrylics or polyimide is used, and it is preferable to use a thermosetting type resin.

[0069] According to the present embodiment, since the connection parts of the solder balls 7 are reinforced by the adhesive 16, the reliability of the connection parts is improved. Additionally, since the solder balls 7 are covered and protected by the adhesive 16, an electric short-circuit is prevented from occurring between the adjacent solder balls 7 even if, for example, a conductive foreign matter or the like enters between the interpos-

[0070] FIG. 12 is a cross-sectional view of a semiconductor device, which is a variation of the semiconductor device shown in FIG. 11. In the semiconductor device shown in FIG. 12, an adhesive 16A in the form of a sheet or a film is applied on the connection parts of the solder balls 7 instead of applying the adhesive 16, which is a liquid type, and the adhesive 16A is cured by heat.

[0071] FIGS. 13A and 13B are illustrations showing examples of the configuration of the adhesive 16A in the form of a sheet or a film. The adhesive 16A may be formed by a adhesive film having a stripe shape corresponding to the row of the solder balls 7, as shown in FIG. 13A, and openings 6Aa are formed beforehand in positions corresponding to the solder balls by punching using a die. When the solder balls 7 are circumferentially arranged, the adhesive film 16A may be formed in the shape of a frame, as shown in FIG. 13B, and the open-

ings 16Aa are formed in positions c solder balls 7. The adhesive 15A m the solder balls 7 are subjected to ref hesive 16A is melted and cure they that part of the reflow. [0072] Next, a description will be c to FIG. 14, of a semiconductor dev eleventh embodiment of the prosent is a cross-sectional view of the seraccording to the eleventh emboorme vention. In FIG. 14, parts that are the shown in FIG. 2 are given the same i and descriptions thereof will be om-[0073] The semiconductor device eleventh embodiment of the presc from the semiconductor device accorbodiment shown n FIG. 2 in that only chip 3b is provided between the interactions 1a and 1b and the semiconductor chip 3c s n to ted on the top surface of the upper interposer 1a. [0074] Here, semiconductor chip flip-chip connection onto the lawer

the semiconductor chip 3c is a un nection onto the top surface of the t Therefore, the back surface of the 3b faces the under surface of the coand the back surface of the semicbonded to the under surface of the by the adhesive 12. The solder balls it extend through inside of the through holes formed in the appear interposer 1a, and are connected to ball pacface of the upper interposer 1a and a on the top surface of the lower in ter-[0075] In the present emborance to maintain a height (distance) that it seal part between the interposure 12: a distance, which is a sum of the heductor chip 3b and the thickness of the be maintained. Thereby, the thickne. ductor device according to the prose an abadiment can

[0076] Additionally, in the present ... the back surface of the semical due directly to the upper interposer to t similar to the above-mentional ase according to the first embodin or tis prevented that a thermal stress ar are concentrated into the concoctic balls 7, thereby improving the ie at ical connection between the interpo-[0077] Furthermore, in the process der balls 7 to the interposers : ar ... adhesive 12 can be cured by he include by making the adhesive 12 min of setting resin. Since the adhes to 12 solder balls 7 are melted and all diposers 1a and 1b are fixed to a licito balls are solidified, and, thus, the poof the solder balls 7 do not sail.

be reduced.

a ponding to the se placed before w so that the adwith reference ecording to an hantion, FIG. 14 anductor device the present inne as the parts once numerals,

according to the invention differs , to the first emsemiconductor

s mounted by poser 1b. and - " v flio- thip coninterposer 1a. imponduator chip or interposer 1a. frotor chip 3b is er interposer 1a if a of the top surdads 5p formed r 11.

tore is no need . :ired for a resin difb, at dimerely of the se**micon**nesimo 12, may -f, the semicon-

odiment, since thip 50 is fixed a adhasive 12, anductor device shin 145. 2, it is .. ex' al force it's of the solder of the mechan-

pirms the sola by raflow, the of reflow gran a thermorequalifier the gain, the interthen the solder 300 Janection for accurate

rires 11.

on the top surface of the interposes - - by A

f0085] The semiconductor chip 3c than the SI., semiconductor chip 3d, and is arran ad at acked in the center section of the circuit forning age of the semiconductor chip 3d in which no elee pad is ked and formed. The semiconductor choice : mounted on the semiconductor hip ne circuit forming surface up, and is electrical ed to the electrode pads formed on the topic he interac: r poser 1a by the Au wires 11. [0086] In the above-mentioned c clure ie semiconductor chips 3c, 3d and 3c are c ar: .d by the seal resin 2 on the top surface of the interor 1a. As for the seal resin 2, materials such a leph. crylics or polyimide is used. [0087] The semiconductor device to g to the present embodiment can provide the can ct as the semiconductor device accorded (1) in ve-mentioned eleventh embodiment of the closure nvention. Moreover, the heat from the sem | c. ictar : os 3c, 3d and 3e stacked on the top sudace. ho in poser 1a is transmitted to the lower interporugh the semiconductor chip 3b bonded to the ce of the interposer 1a. Thereby, the heat from unductor chips 3c, 3d and 3e stacked and noun : the top surface of the interposer 1a can als b∈ ently released outside through the lover into the [0088] It should be noted that at the n semiconductor chips are stacked and . ca; - n the top on is not surface of the interposer 1a, the time in the continue and the limited to the number of serrice at xplained method of mounting semicon factor. toric and a different number of semiconcmay be stacked and mounted by a different obtain method. [0089] Although the embodiments of 1 esent invention were explained above, the plass ention is not limited to the features disclosed + 1. ve-mentioned embodiments, and it is 'n' orpa combination of the above-mention of enis also within the scope of the present a veexample, the connection parts of the solution be reinn in FIG. forced by applying the adhesis of 15 c. 11 or FIG. 12 to the connection part. If the der balls 7 having the structure shown in Filitionally, the structure shown in FIG. 16 is use as tic structure and features shown in FIG. 6 the rug-1. 10 may be added. [0090] The present invention is not in the specifically disclosed embodiments, an : ons and from the modifications may be made violated scope of the present inventio ... [0091] The present application is apanese 9.2002. priority application No. 2002-117 3the entire contents of which are here rated by reference.

positioning of is attained and it is prevented that a residual stress occurs in the solder balls 7 at the time of re-[0078] Moreover, in the present embodiment, since the interposer 1a is bonded to the semiconductor chip 3b by the thin layer of the adhesive 12, the heat generated within the semiconductor chip 3c is transmitted also to the lower interposer 1b through the interposer 1a, the adhesive bond 12 and the semiconductor chip 3b. The heat in the interposer 1b is efficiently released outside through the solder balls 7A. Therefore, since the number of paths to transmit the heat from the semiconductor chip mounted on the upper interposer 1a to the lower interposer 1b increases according to the present embodiment, the heat from the semiconductor chip can be efficiently released outside through the interposer 1b. [0079] In addition, although the semiconductor chips 3b and 3c are mounted on the interposers 1a and 1b by flip-chip connection, respectively, a TAB (tape automated bonding technique) may be used as a method of face-down mounting. Moreover, although the interposers 1a and 1b are electrically connected to each other by the solder balls 7, the connection is not limited to the disclosed method. For example, instead of the solder balls 7, the interposers 1a and 1b may be connected using materials such as a copper post electrode or a resin ball having a surface covered with a conductive material such as a Ni or Au film. [0080] It should be noted that, in the present embodiment, although one semiconductor chip 3c is mounted on the upper interposer 1a, a plurality of the semicon-

ductor chips 3c may be mounted on the upper interposer 1a, as shown in FIG. 15.

[0081] Next, a description will be given, with reference to FIG. 16, of a semiconductor device according to a twelfth embodiment of the present invention. FIG. 16 is a cross-sectional view of the semiconductor device according to the twelfth embodiment of the present invention. In FIG. 16, parts that are the same as the parts shown in FIG. 14 are given the same reference numerals, and descriptions thereof will be omitted.

[0082] The semiconductor device according to the twelfth embodiment of the present invention is formed by stacking a plurality of semiconductor chips 3c, 3d and 3e on the top surface of the interposer 1a of the semiconductor device shown in FIG. 14.

[0083] The semiconductor chip 3c is electrically connected to the top surface of the interposer 1a through the bumps 8. The semiconductor chip 3c and the interposer 1a are bonded by the under-fill adhesive 9.

[0084] The semiconductor chip 3d is mounted onto the back surface of the semiconductor chip 3c, and is bonded to the semiconductor chip 3c by the die bonding adhesive 10. As for the die bonding adhesive 10, a resin material such as epoxy, acrylics or polyimide is used. The semiconductor chips 3d is mounted on the semiconductor chip 3c with the circuit forming surface up, and is electrically connected to electrode pads formed

20

25

35

40

45

Claims

1. A semiconductor device comprising:

forming surface and a back surface opposite to the circuit forming surface; a first interposer having a surface on which first electrode pads are formed and said first semiconductor element is mounted with the circuit forming surface facing the first interposer; a second semiconductor element having a circuit forming surface and a back surface opposite to the circuit forming surface: a second interposer having a surface on which second electrode pads are formed and said second semiconductor element is mounted with the circuit forming surface facing the second interposer, the second electrode pads for connection with said first interposer; and external connection terminals provided on a surface of said second interposer opposite to the surface on which said second semiconductor element is mounted,

a first semiconductor element having a circuit

wherein said first interposer and said second interposer are electrically connected to each other by conductive members between said first and second electrode pads, and the back surface of said first semiconductor element and the back surface of said second semiconductor element are fixed to each other by an adhesive.

- The semiconductor device as claimed in claim 1, further comprising at least one third semiconductor element which is mounted on a surface of said first interposer opposite to the surface on which said first semiconductor element is mounted.
- 3. The semiconductor device as claimed in claim 2, wherein a plurality of the third semiconductor elements are mounted and encapsulated on the surface of said first interposer in a stacked and fixed state.
- 4. The semiconductor device as claimed in claim 1, wherein a metal layer for heat release is provided on a surface of said first interposer opposite to the surface on which said first semiconductor element is mounted.
- 5. The semiconductor device as claimed in claim 1, wherein at least one fourth semiconductor element is mounted on the surface of said second interposer provided with said external connection terminals.
- The semiconductor device as claimed in claim 5, when in a plurality of the fourth semiconductor ele-

ments are provided and encape are said second interposer.

- 7. The semiconductor device is a claim 1, wherein each of said extern to the terminals is a flat pad.
- 8. The semiconductor device as faint plaim 1, wherein each of said extending the same appointed by the same ap
- 9. The semiconductor devices as a minimum semiconductor devices as a lead terminal extending in a second interposer
- 10. The semiconductor device to learn the color of said adhesive, viriable and the back surface of said first semiconductive element and the back surface of said so and minimized in the desired ment to each other, is a thirm we have a learn adhesive.
- 11. The semiconductor device as complete slaim 10, wherein said thermosetting by adhesive contains at least one of site of a complete.
- 12. The semiconductor device is lained and claim 1, wherein a reinforcing adhesive is pice left to connecting parts between size of duct to graterials and said first and second men see
 - 13. The semiconductor device as the man said reinforcing a thesi contains of an insulating thermosetting type research.
 - 14. The semiconductor device (a.c. 45). claim 12, wherein said reinforcing across role to be form of a film having openings correspond to a positions of said conductive members.
 - 15. A semiconductor device compresing

a circuit		a first semiconductor elem-
posite to	1.3	forming surface and a. J.
		the circuit forming smaller
which first	' ite	a first interposer havin; also
:st semi-	it il	electrode pads are formad
an circuit	e4	conductor element is in a
pc. er;	$st \sim \mathbb{R}$	forming surface tacir the
avang a cir-	mer '	a second semicer du tion e
far o oppo-	∘ck	cuit forming suclabe a live
	-1 (*)	site to the circuit form in
n which	·2 ···	a second interposer 1 4. To
nd said	i	second electrode prilis and
nou nted	· :1	second semiconductor ex
the sec-	3	with the circui 1 ming sunt
pads for		ond interposer, the single

connection with said first interposer; and external connection terminals provided on a surface of said second interposer opposite to the surface on which said second semiconductor element is mounted,

wherein said first interposer and said second interposer are electrically connected to each other by conductive members between said first and second electrode pads, and said first interposer and the back surface of said second semiconductor element are fixed to each other by an adhesive.

- 16. The semiconductor device as claimed in claim 15, further comprising at least one third semiconductor element mounted on the surface of said first interposer on which said first semiconductor element is mounted.
- 17. The semiconductor device as claimed in claim 15, further comprising at least one third semiconductor element is stacked on said first semiconductor element, and said first and third semiconductor elements are encapsulated on said first interposer.
- 18. The semiconductor device as claimed in claim 15, wherein at least one fourth semiconductor element is mounted on the surface of said second interposer provided with said external connection terminals.
- 19. The semiconductor device as claimed in claim 18, wherein a plurality of the fourth semiconductor elements are provided and encapsulated on said second interposer.
- The semiconductor device as claimed in claim 15, wherein each of said external connection terminals is a flat pad.
- 21. The semiconductor device as claimed in claim 15, wherein each of said external connection terminals has a protruding shape.
- 22. The semiconductor device as claimed in claim 15, wherein each of said external connection terminals is a lead terminal extending in a direction outward from said second interposer.
- 23. The semiconductor device as claimed in claim 15, wherein said adhesive, which bonds the back surface of said first semiconductor element and the back surface of said second semiconductor element to each other, is a thermosetting type resin adhesive.
- 24. The semiconductor device as claimed in claim 23, wherein said thermosetting type resin adhesive contains at least one of silver and copper.

25. The semiconductor device as a caim 15, wherein a reinforcing adhesiv and the connecting parts between self contains and said first and second tent of the contains.

26. The semiconductor device as a substantial laim 25, wherein said reinforcing adhermore sulating thermosetting type read that the substantial laim 25, and the

27. The semiconductor device as into a claim 25, wherein said reinforcing adher the form of a film having openings comes of said conductive members.

28. A manufacturing method of Als and one or device comprising a first semiconductor electric and a second semiconductor electric constant and a steps of:

mounting said first semicon :ment onto a first interposer in a stat ch a circuit forming surface of said fir. ndictor element faces said first inte mounting said second sea ر). ر or element onto a second interpo er sta -. which a circuit forming surface of self-seco aemiconductor element faces said . 1 c. rooser: electrically connecting sail oser and said second interposer to by stacking said first and second in with said 00 second semiconductor c interposed therebetween and heatinativ⊢ members provided between sain sc_ond inlive memterposers so as to me tit! bers; and .ded becuring a thermosettin , act emicontween a back surface of so ductor device and one of a e of said first semiconductor elemerst inter-


ally con-

poser by a heat in the ste;


necting.


55


FIG.1 PRIOR ART







































FIG.13A


FIG.13B














This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.